



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Leonard Forbes et al.

INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD

Docket No.:

1303.024US2

Serial No.: 10/789,038

Filed:

February 27, 2004

Due Date: N/A

Examiner:

Ly D. Pham

Group Art Unit: 2811

Mail Stop Amendment Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

We are transmitting herewith the following attached items (as indicated with an "X"):

A return postcard.

A Communication Concerning Related Applications (2 pgs.). X

A Supplemental Information Disclosure Statement (2 pgs.), Form 1449 (1 pg.). Documents NOT enclosed. X

Please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

Customer Number 21186

Atty: Timothy B Clise

Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 17 day of August, 2004.

Name

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

(GENERAL)

 $S/N \frac{10}{789,038}$ PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes et al.

Examiner: Ly D. Pham

Serial No.:

10/789,038

Group Art Unit: 2811

Filed:

February 27, 2004

Docket: 1303.024US2

Title:

INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD

COMMUNICATION CONCERNING RELATED APPLICATIONS

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related applications in the above-identified patent application:

Serial/Patent No. 09/945,395 6,754,108	Filing Date August 30, 2001	Attorney Docket 1303.019US1	Title DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/943,134	August 30, 2001	1303.020US1	PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS
09/945,498 6,778,441	August 30, 2001	1303.024US1	INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD
09/945,512	August 30, 2001	1303.027US1	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
09/945,554	August 30, 2001	1303.028US1	SRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/081,818	February 20, 2002	1303.045US1	ATOMIC LAYER DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPLOY INSULATORS
10/177,096	June 21, 2002	1303.063US1	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER

COMMUNICATION CONCERNING RELATED APPLICATIONS

Serial Number: 10/789,038 Filing Date: February 27, 2004

Title: INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD

MITEDDOI V MICHI ATODS

			INTERPOLY INSULATORS
10/783,695	February 20, 2004	1303.019US2	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/781,035	February 18, 2004	1303.063US2	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS
10/788,810	February 27, 2004	1303.027US2	IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
10/819,550	April 7, 2004	1303.019US3	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS

Respectfully submitted,

LEONARD FORBES ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Date //

Timothy B Clise

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this ______ day of August, 2004.

Marra

Signature